

Kindly amend page 1 of the Specification, as follows:

**Title: PLL/DLL Dual Loop Data Synchronization Utilizing a Granular
FIFO Fill Level Indicator**

**Inventors: Benjamin Tang
Scott Southwell
Nicholas Steffen**

Cross Reference to Related Applications

This application includes subject matter that is related to and claims priority from U.S. Provisional Patent Application Serial No. 60/257,187, filed December 20, 2000 and entitled "Granular FIFO Fill Level Indicator for Multi-Period Asynchronous Data Phase Detection." This application further includes subject matter related to U.S. Patent Application No. 10/029,956, ~~XX/XXX,XXX~~, filed on even date herewith, on December 20, 2001, and entitled "PLL/DLL Dual Loop Data Synchronization."

Field of Invention

The present invention relates generally to a system and method for data synchronization and, in particular, to an improved phase locked loop/delayed lock loop (PLL/DLL) "dual loop" approach to data synchronization. More particularly, the present invention relates to a system and method for dual loop data synchronization using a granular FIFO fill level indicator.

Background of the Invention

Synchronization in data communication is often composed of several levels, with the highest level(s) involving methods like correlation and the lowest levels involving clock and data recovery (CDR). The lowest levels of synchronization occur first and often dictate the quality of synchronization available at the highest